SCAS375G - MARCH 1994 - REVISED AUGUST 2003

 Bidirectional Voltage Translator 5.5 V on A Port and 2.7 V to 3.6 V on B Port 	DB, DW, OR PW PACKAGE (TOP VIEW)
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	(5 V) V _{CCA} [1
 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) 	A1 [] 3 22 [] OE A2 [] 4 21 [] B1
 200-V Machine Model (A115-A) 	A3 🛛 5 20 🗍 B2
- 1000-V Charged-Device Model (C101)	A4 [] 6 19 [] B3 A5 [] 7 18 [] B4
description/ordering information	A6 [] 8 17 [] B5 A7 [] 9 16 [] B6
This 8-bit (octal) noninverting bus transceiver	A8 [] 10 15 [] B7
contains two separate supply rails; B port has V_{CCB} , which is set at 3.3 V, and A port has V_{CCA} , which is set at 5 V. This allows for translation from	GND [11 14] B8 GND [12 13] GND

a 3.3-V to a 5-V environment, and vice versa.

The SN74LVC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LVC4245A pinout allows the designer to switch to a normal all-3.3-V or all-5-V 20-pin '245 device without board re-layout. The designer uses the data paths for pins 2–11 and 14–23 of the SN74LVC4245A to align with the conventional '245 pinout.

T _A	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SOIC – DW	Tube of 25	SN74LVC4245ADW	LVC4245A	
	50IC - DW	Reel of 2000	SN74LVC4245ADWR	LVC4245A	
4000 / 0500	SSOP – DB	Reel of 2000	SN74LVC4245ADBR	LJ245A	
–40°C to 85°C		Tube of 60	SN74LVC4245APW		
	TSSOP – PW	Reel of 2000	SN74LVC4245APWR	LJ245A	
		Reel of 250	SN74LVC4245APWT		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INP	UTS	OPERATION		
OE	DIR	OPERATION		
L	L	B data to A bus		
L	Н	A data to B bus		
н	Х	Isolation		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS375G - MARCH 1994 - REVISED AUGUST 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range for V_{CCA} = 4.5 V to 5.5 V (unless otherwise noted)[†]

Supply voltage range, V _{CCA}	–0.5 V to 6.5 V
Input voltage range, VI: A port (see Note 1)	$\dots \dots -0.5$ V to V _{CCA} + 0.5 V
Control inputs	–0.5 V to 6 V
Output voltage range, VO: A port (see Note 1)	$\dots \dots -0.5$ V to V _{CCA} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CCA} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	63°C/W
DW package	
PW package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 6 V maximum.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



absolute maximum ratings over operating free-air temperature range for V_{CCB} = 2.7 V to 3.6 V (unless otherwise noted)[†]

PW package	$\begin{array}{ccc} -0.5 \ V \ to \ V_{CCB} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCB} + 0.5 \ V \\ -50 \ mA \\ -50 \ mA \\ \pm 50 \ mA \\ \pm 100 \ mA \\ 63^{\circ}C/W \\ e & 88^{\circ}C/W \end{array}$
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. This value is limited to 4.6 V maximum.

recommended operating conditions for V_{CCA} = 4.5 V to 5.5 V (see Note 4)

V _{CCA} Supply voltage 4.5 V _{IH} High-level input voltage 2 V _{IL} Low-level input voltage 0 V _I Input voltage 0	5 V V 8 V 4 V
VIL Low-level input voltage VI Input voltage 0 VC	-
V _I Input voltage 0 V _C	-
	Δ V
VO Output voltage 0 VO	AV
I _{OH} High-level output current	4 mA
I _{OL} Low-level output current	4 mA
T _A Operating free-air temperature -40	5 °C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

recommended operating conditions for V_{CCB} = 2.7 V to 3.6 V (see Note 4)

			MIN	MAX	UNIT
VCCB	Supply voltage		2.7	3.6	V
VIH	High-level input voltage V _{CCB} =	2.7 V to 3.6 V	2		V
VIL	V_{IL} Low-level input voltage $V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V
V _I Input voltage				VCCB	V
Vo	/O Output voltage			VCCB	V
	High-level output current	2.7 V		-12	mA
ЮН	V _{CCB} =	3 V		-24	
	Low-level output current	2.7 V		12	mA
IOL	V _{CCB} = 3 V			24	ША
Т _А	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS375G – MARCH 1994 – REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range for V_{CCA} = 4.5 V to 5.5 V (unless otherwise noted) (see Note 5)

PA	RAMETER	TEST CONDITIONS	VCCA	MIN	TYP [†]	MAX	UNIT
		100 - 100 -	4.5 V	4.3			
Vari		I _{OH} = -100 μA	5.5 V	5.3			V
VOH		I _{OH} = -24 mA	4.5 V	3.7			v
		OH = -24 MA	5.5 V	4.7			
		I _{OL} = 100 μA	4.5 V			0.2	
V _{OL}		ηΟΓ = 100 μχ				0.2	V
		I _{OL} = 24 mA	4.5 V			0.55	v
		IOF = 54 IIIY				0.55	
lj	Control inputs	V _I = V _{CCA} or GND	5.5 V			±1	μA
loz‡	A port	$V_{O} = V_{CCA}$ or GND	5.5 V			±5	μA
ICCA		$V_{I} = V_{CCA} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			80	μA
∆ICCA	§	One input at 3.4 V, Other inputs at V _{CCA} or GND	5.5 V			1.5	mA
Ci	Control inputs	VI = V _{CCA} or GND	Open		5		pF
Cio	A port	$V_{O} = V_{CCA}$ or GND	5 V		11		pF

[†] All typical values are measured at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or the associated V_{CC}. NOTE 5: V_{CCB} = 2.7 V to 3.6 V

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 2.7$ V to 3.6 V (unless otherwise noted) (see Note 6)

PARA	METER	TEST CONDITIC	TEST CONDITIONS		MIN	TYP¶	MAX	UNIT
		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
Vari		10 12 mA		2.7 V	2.2			V
Vон		$I_{OH} = -12 \text{ mA}$		3 V	2.4			v
	I _{OH} = -24 mA			3 V	2			
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
VOL		I _{OL} = 12 mA		2.7 V			0.4	V
		I _{OL} = 24 mA		3 V			0.55	
loz‡	B port	$V_{O} = V_{CCB}$ or GND		3.6 V			±5	μA
ICCB		$V_{I} = V_{CCB}$ or GND, $I_{O} = 0$)	3.6 V			50	μA
∆ICCB§	ŝ	One input at V _{CCB} – 0.6 V, Other	inputs at V_{CCB} or GND	2.7 V to 3.6 V			0.5	mA
C _{io}	B port	$V_{O} = V_{CCB}$ or GND		3.3 V		11		pF

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or the associated V_{CC}. If All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 6: $V_{CCA} = 5 V \pm 0.5 V$



SN74LVC4245A OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS SCAS375G – MARCH 1994 – REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCA} = 5 V V _{CCB} = 2.7 V	/ ± 0.5 V, / TO 3.6 V	UNIT
			MIN	MAX	
^t PHL	A	В	1	6.3	ns
^t PLH	~	D D	1	6.7	115
^t PHL	В	А	1	6.1	ns
^t PLH		~	1	5	115
^t PZL	OE	А	1	9	ns
^t PZH		A	1	8.1	115
^t PZL		В	1	8.8	20
^t PZH	OE	D	1	9.8	ns
^t PLZ	OE	А	1	7	20
^t PHZ	UE		1	5.8	ns
^t PLZ	OE	В	1	7.7	20
^t PHZ	UE	D	1	7.8	ns

operating characteristics, V_{CCA} = 4.5 V to 5.5 V, V_{CCB} = 2.7 V to 3.6 V, T_A = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
		Outputs enabled	0 0	f = 10 MHz	39.5	рЕ
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_{L} = 0,$		5	рг

power-up considerations[†]


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems.

- 1. Connect ground before any supply voltage is applied.
- 2. Next, power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie \overline{OE} to V_{CCA} with a pullup resistor so that it ramps with V_{CCA}.
- Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA}. Otherwise, keep DIR low.

[†] Refer to the TI application report, *Texas Instruments Voltage-Level-Translation Devices*, literature number SCEA021.



SCAS375G - MARCH 1994 - REVISED AUGUST 2003




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



SCAS375G - MARCH 1994 - REVISED AUGUST 2003



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms




MECHANICAL DATA

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated